STM32U545VEI6Q is an ultra-low-power Arm® Cortex®-M33 MCU+TrustZone®+FPU, 240 DMIPS, 512Kbytes flash memory, 274KB SRAM. The Cortex®-M33 core features a single-precision FPU (floating-point unit), that supports all the Arm® single-precision data-processing instructions and all the data types. The Cortex®-M33 core also implements a full set of DSP (digital signal processing) instructions and a MPU (memory protection unit) that enhances the application security. The devices embed high-speed memories (up to 512-Kbyte flash memory and 274-Kbyte SRAM), one Octo-SPI flash memory interface, an extensive range of enhanced I/Os, peripherals connected to three APB buses, three AHB buses and a 32-bit multi-AHB bus matrix. The devices offer security foundation compliant with the TBSA (trusted-based security architecture) requirements from Arm®. It embeds the necessary security features to implement a secure boot, secure data storage and secure firmware update.
- 1.71V to 3.6V power supply range
- Low-power background-autonomous mode autonomous peripherals with DMA, functional down to stop 2 mode
- Embedded regulator and SMPS step-down converter supporting switch on-the-fly and voltage scaling
- 274Kbyte SRAM including up to 64Kbyte SRAM with ECC ON
- Arm® TrustZone® and securable I/Os, memories and peripherals
- Flexible life cycle scheme with RDP and password protected debug
- Root of trust thanks to unique boot entry and secure hide protection area (HDP)
- Secure firmware installation (SFI) due to embedded root-secure services (RSS)
- Secure firmware upgrade support with TF-M, HASH hardware accelerator
- 100pins UFBGA package, industrial temperature range from -40 to 85°C
Other details
Brand |
STMICROELECTRONICS |
Part Number |
STM32U545VEI6Q |
Quantity |
Each |
Technical Data Sheet EN |
|
All product and company names are trademarks™ or registered® trademarks of their respective holders. Use of them does not imply any affiliation with or endorsement by them. Image is for illustrative purposes only. Please refer to product description.