Texas Instruments SN74LVC2G125DCTR SN74LVC2G125DCTR Buffer 74LVC2G125 1.65 V to 5.5 SSOP-8

The SN74LVC2G125DCTR is a dual Bus Buffer Gate with 3-state outputs. The dual bus buffer gate designed for 1.65 to 5.5V VCC operation. The outputs are disabled when the associated output-enable (OE) input is high. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. It is suitable for cable modem termination systems, power line communication modems, video broadcasting and infrastructure.

• Supports 5V VCC operation
• Latch-up performance exceeds 100mA per JESD 78, class II
• ESD protection exceeds JESD 22
• Maximum tpd of 4.3ns at 3.3V
• Ioff Supports live insertion, partial-power-down mode and back-drive protection
• 10µA Maximum low power consumption ICC
• ±24mA Output drive at 3.3V
• ±50mA Continuous output current
• ±100mA Continuous current through VCC or GND
• 150°C Junction temperature

Applications

Test & Measurement, Aerospace, Defence, Military, Motor Drive & Control, Communications & Networking, Imaging, Video & Vision

Warnings Device has limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Other details

Brand	TEXAS INSTRUMENTS
Part Number	SN74LVC2G125DCTR
Quantity	Each (Supplied on Cut Tape)
Product Change Notice EN

All product and company names are trademarks™ or registered® trademarks of their respective holders. Use of them does not imply any affiliation with or endorsement by them. Image is for illustrative purposes only. Please refer to product description.